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Abstract— In this article, by means of a 2-D ensemble
Monte Carlo simulator, the Schottky barrier diodes (SBDs)
with realistic geometries based on GaAs and GaN
are studied as promising devices for increasing the
high-frequency performance- and power-handling capabil-
ity of frequency mixers and multipliers. The nonlinearity of
the capacitance–voltage (C–V) characteristic is the most
important parameter for optimizing the performance of
SBDs as frequency multipliers. The small size of the diodes
used for ultrahigh-frequency applications makes the value
of its intrinsic capacitance to deviate from the ideal one due
to fringing effects. We have observed that the value of the
edge capacitance well into reverse bias does not depend on
the applied voltage. We define an edge-effect parameter β,
which, interestingly, is affected by the presence or absence
of surface charges at the semiconductor–dielectric inter-
face σ . Two physical models have been considered: a fixed
σ related to a surface potential Vs constant surface-charge
model (CCM) and a self-consistent model in which the local
value of σ is dynamically evaluated depending on the sur-
rounding electron density self-consistent surface-charge
model (SCCM). Using the CCM, we obtain that β depends
on the depth of the depletion region Ws created by the
surface charges, nearly irrespectively of the epilayer doping
or semiconductor type. The more realistic SCCM indicates
that, at low frequencies, when the surface charges are able
to follow the variations of the applied voltage, the value of β
approaches the one obtained without surface charges,while
the high-frequency value (the significant one) is smaller.
Index Terms— Edge effects (EEs), GaAs and GaN
planar Schottky barrier diodes (SBDs), Monte Carlo (MC)
simulation.
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I. INTRODUCTION
TERAHERTZ technology has advanced considerablyduring the last 30 years; however, there are still important
technological challenges for the broad commercial develop-
ment of applications in the terahertz range, otherwise poten-
tially attractive in several fields, such as security scanning,
medical diagnosis, and ultrahigh-bandwidth wireless com-
munications [1]. For example, there is a lack of compact
solid-state devices capable of generating terahertz signals with
enough power at room temperature. In contrast, in the terahertz
detection field, there exist devices that have demonstrated very
good performance, such as planar Schottky barrier diodes
(SBDs) [2]. GaAs SBD technology is the most widespread
used for the fabrication of both mixers and local oscillators
based on frequency multipliers for heterodyne detection in
the terahertz range [3]–[5]. However, the relatively low-power
level that they can handle (given by the moderately low
breakdown field and thermal conductivity of GaAs) can be
strongly improved by the use of the promising GaN technol-
ogy. The wide bandgap of GaN can help to reduce the size
and complexity of frequency multipliers and mixers used in
terahertz technology, extending its limits to applications that
need higher power, such as terahertz wireless communications.
The most important parameter for optimizing the SBD
performance as frequency multipliers is the nonlinearity of
the capacitance–voltage (C–V ) characteristic [6]. However,
experimental C–V curves are very difficult to obtain and are
not often available so that analytical models based on fitting
equations are typically used. For this sake, SBDs based on
GaAs and GaN have been widely studied by means of 1-D
ensemble Monte Carlo (MC) simulations [7], [8]. However, for
high-frequency applications, where the anode surface needs
to be significantly reduced and the available power is low,
the intrinsic capacitance C dramatically deviates from its ideal
value due to fringing effects, and 2-D models are needed
for a correct analysis of the diodes [9]. The scope of this
article is too deep into the study of the influence on these
edge effects (EEs) of the presence of surface charges σ
at the semiconductor–dielectric interface and, thus, precisely
compute the C–V curves of GaAs and GaN SBDs to be used
as promising devices for the fabrication of terahertz-frequency
multipliers. We will determine the value of the edge fringing
capacitance by using a semiclassical ensemble MC simulator
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Fig. 1. Scheme of the 2-D MC simulated SBD.
of carrier transport self-consistently coupled with a 2-D Pois-
son solver [9]–[11]. Two physical models will be considered
for the inclusion of σ in the simulations.
This article has been structured as follows. In Section II,
details of the MC tool are given, including the surface-charge
models, and the realistic topology of the simulated SBDs,
based on fabricated devices, is described. In Section III,
the MC results are presented, focusing on the EEs affecting the
capacitance of the SBDs, linked with the influence of surface
charges on the depletion region generated by the Schottky
contact. The main conclusions are drawn in Section IV.
II. MODEL AND STRUCTURE
For the analysis, we make use of a semiclassical ensemble
MC simulator of carrier transport self-consistently coupled
with a 2-D Poisson solver, which includes three nonparabolic
spherical , L, and X valleys to model the conduction band of
GaAs, while valleys 1, U , and 3 are considered for GaN [9],
[12], [13]. Ionized impurities, alloy, polar and nonpolar optical
phonon, acoustic phonon, and intervalley scattering mecha-
nisms are included in the simulator. Piezoelectric scattering
is also considered for GaN. Fermi–Dirac statistics, using a
self-consistent calculation of the Fermi level, are imposed for
the occupancy of the energy states by means of a rejection
technique after every scattering mechanism [11]. To ensure
the accuracy of the simulations, the electric field is updated
every time step t = 0.2 fs, the total simulation time is
t = 3·10−11 s, and the cell size is in the range 2–5 nm, smaller
than the Debye length in all the considered semiconductors.
The MC simulated structures are based in real planar GaAs
SBDs fabricated using e-beam photolithography [4], [5], [9],
[14]. The scheme of the 2-D simulated SBDs is shown in
Fig. 1, with the values of the geometrical parameters and Z
being the nonsimulated dimension. The GaAs or GaN layer
structure consists of a highly doped n+ substrate with doping
ND = 5 · 1018 cm−3 and an n doped epilayer. Several values
for the epilayer doping are considered: NE = 1017, 3·1017, and
6·1017 cm−3. The dielectric used in the simulations is silicon
nitride (Si3N4), which has a permittivity of 7.5. In order
to reduce the computational burden, the substrate thickness
WSubs has been decreased with respect to the fabricated device
(as in [9], where WSubs = 300 nm), still large enough to
ensure a flat potential profile at the bottom of the structure.
The length of the lateral extension of the epilayer LEP will
be modified to study its influence on the fringing capacitance
of the Schottky contact. The (reverse) applied voltage range
has been chosen so that the epilayer thickness WEP is always
larger than the depletion region, thus avoiding its penetration
into the substrate.
A thin Schottky contact (WLSCH = 10 nm) is placed on the
top of the epilayer, while the ohmic contact is located directly
on the substrate separated from the epilayer by the dielectric.
The Schottky contact is modeled as a perfect absorbing bound-
ary, that is, all the carriers reaching the electrode leave the
structure while no carriers are injected [9], [11], [15]–[17]. The
ohmic contact imposes charge neutrality in the proximity of
the electrode by injecting carriers with the appropriate velocity
distribution at the lattice temperature [18].
As we focus on the analysis of EEs on the junction
capacitance as a function of the applied voltage in reverse
bias (C–V characteristics), and such effects are associ-
ated with the bias-induced variations of the lateral extension
(beyond the Schottky contact) of the depletion region created
by the applied voltage, it is necessary to correctly model
the surface effects at the semiconductor interfaces. We will,
therefore, include in our simulations surface charges at the
semiconductor–dielectric interfaces σ , in particular, at the free
surfaces of the epilayer and the substrate in contact with the
dielectric, as indicated in Fig. 1 with a red line.
Two models for the simulation of the surface effects are
considered: 1) a simple constant surface-charge model (CCM)
and 2) the so-called self-consistent surface-charge model
(SCCM). Within the CCM, we manually fix a value for the
negative surface-charge density, which does not depend on
the position or the bias. The value of the surface charge σ
considered in the MC simulator will be related to that of the
corresponding surface potential VS by
σ = −√2q ND|VS|SC (1)
where q is the electron charge, ND is the doping, and SC is
the permittivity of the semiconductor, which takes values of
GaAs = 12.9 in GaAs and GaN = 8.9 in GaN.
On the other hand, the more realistic SCCM
self-consistently updates the value of σ locally (without
considering the details of electron trapping/detrapping
dynamics), according to the number of carriers present near
the semiconductor interfaces [19]. Thus, the local values of
σ are consistent with the electron distribution for every bias
condition, as well as adapted to the geometry of each structure.
The validity of the SCCM has been previously confirmed
by reproducing the experimental results in devices in which
surface charge effects play a key role in their electrical
behavior [19]–[22]. This model is also able to correctly
account for the virtual gate effect [23] and to modulate the
occupation of the surface states as experimentally observed in
[24]. The price to pay in order to obtain more realistic results
with the SCCM is that the time-domain updating process of
σ involves a significant increase in the computation time with
respect to the CCM.
The MC simulator allows us to evaluate the total charge
inside the SBD at each bias point just by adding up the number
of electrons in all the meshes. Thus, the bias-dependent
capacitance is calculated as the variation of the total charge in
the structure per unit voltage. In addition, this method allows
us to locate the regions of the SBD contributing to the total
capacitance, which corresponds to those where the depletion
region is modified when changing the bias and, thus, identify
the origin of the 2-D fringing capacitances and the influence
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of surface charges. The ideal value of the charge (per unit
length in the nonsimulated dimension, given in C/m) in the
depletion region generated by the Schottky contact when EEs
are not present QId is given by
QId(V ) = −LSCHq NEW (V ) (2)
where
W (V ) = √2SC(Vb − V )/q NE (3)
is the depth of the depletion region, with Vb being the built-in
voltage of the Schottky contact and V being the voltage
applied to the anode (Schottky contact) with the ohmic contact
grounded.
It has been previously demonstrated [6], [25]–[27] that the
additional charge originated by EEs can be modeled by a
charge term associated with the 2-D geometry of the diode,
i.e., to the lateral extension of the depletion region. If we
include this term in (2), the total depleted charge Q(V ) is
obtained
Q(V ) = −LSCH
√
2SCq NE(Vb − V ) + β · SC(V − Vb) (4)
where β is the dimensionless EE parameter. This term is,
in principle, independent of the anode size and the epilayer
doping. However, as observed in [9], it strongly depends on
the presence or absence of surface charges at the epilayer.
With the results of the MC simulations, we compute the
charge depleted below the Schottky contact QMC at a given
applied voltage V as the difference between the total charge
for that V and that in flat-band conditions (V = Vb). Then,
as in [9], β is calculated from the slope of the representation
(QMC − QId) versus (V − Vb).
The value of the junction capacitance C(V ) = d Q(V )/dV ,
including the 2-D EE correction, can be obtained from (4) as
C(V ) = CId(V ) + CEE = LSCH SC
W (V )
+ β · SC (5)
where C(V ), CId(V ), and CEE are the total, ideal, and EE
capacitances, respectively, per unit length in the nonsimulated
dimension (given in F/m). Equation (5) indicates that the
deviation from the ideal capacitance due to the 2-D geometry
of the diode is a bias-independent contribution, CEE = β · SC,
proportional to the permittivity of the semiconductor, and
characterized by β, whose value and the parameters in which
it depends will be analyzed in Section III.
Finally, it is necessary to remark that the correct analysis
of the junction capacitance (and the depleted region) of the
devices requires the precise calculation of the n+ −n diffusion
voltage Vn+−n . For that sake, we have performed exhaustive
1-D simulations of the n+ − n junction without the Schottky
contact, with just a grounded ohmic contact placed at the
boundary of the n+ region. The value of Vn+−n for each
epilayer doping and semiconductor type was then calculated
taking the (absolute) value of the (floating) electric potential
at the boundary of the n region, which also accounts for a
small potential drop of some mV at the ohmic contact, always
present even if the contact is carefully modeled, as in [18].
In the simulations, Vn+−n + Vb is the voltage to be considered
as Dirichlet boundary condition at the ohmic contact, while
the bias voltage V is applied at the Schottky contact.
Fig. 2. Ideal and MC results of 1/C2 for both GaAs and GaN Schottky
diodes with epilayer doping NE = 1017 cm−3.
Fig. 3. EEs charge contribution due to the 2-D geometry of the Schottky
diode for (a) and (b) GaAs and (c) and (d) GaN for a different NE. The
results of the CCM with different values of Vs are plotted with symbols,
while those obtained with the SCCM are plotted with solid lines (green
when just considering the electron charges and red when adding the
contribution of the surface charges σ).
III. RESULTS
In order to evidence the significant deviation from the ideal
C–V characteristics of real GaN and GaAs SBDs, Fig. 2
shows the comparison between the ideal values of 1/C2 versus
V −Vb (with a perfectly linear dependence) and those obtained
by MC simulations for both diodes with NE = 1017 cm−3.
As expected, due to its lower permittivity, the capacitance is
smaller for the GaN SBD, and due to the presence of EEs,
the MC capacitance is higher than the ideal one.
The EE parameter β is calculated from the slope of the
excess charge per unit length QEE = QMC − QId as a function
of V − Vb since, according to (4), QEE = β · SC(V − Vb).
Fig. 3 shows how these curves are perfectly linear when using
both the CCM and SCCM, but only above a certain reverse
bias, since current starts to flow when approaching flat band
conditions, and the theory explained before does not hold
anymore. Within the CCM, we have considered values of the
surface potential Vs ranging from zero (σ = 0, no surface
charge) to that corresponding to half of the bandgap of the
semiconductor (−0.7 V in GaAs and −1.7 V in GaN) so
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Fig. 4. Dependence of the EE parameter β on Ws, considering the CCM
with different values of Vs for GaAs (dashed lines, open symbols) and
GaN (solid lines, closed symbols).
that the increasing depletion induced by the surface charges
decreases the (absolute) value of QEE, as shown in Fig. 3.
The values of β, calculated from the results of Fig. 3,
in the linear range (without increasing too much the reverse
applied voltage since it would make the depletion region
reach the substrate) are shown in Fig. 4 for both GaAs and
GaN SBDs and for different values of NE (1017, 3·1017, and
6·1017 cm−3). Notice that the dimensions of the diode, in par-
ticular LEP = 460 nm, have been chosen to be large enough
to have no influence on the depletion region generated around
the edge of the Schottky contact, even for the highest bias.
According to our previous studies, performed in GaAs
SBDs [9], the dependence of β on Vs could be considered as
independent of the properties of the semiconductor beneath the
contact. Nevertheless, when simulating GaN SBDs, we have
noticed that the expression of β(Vs) in [9] is no longer valid
since the depletion region imposed by the surface charge
depends on the dielectric constant of the epilayer SC as
well as of the doping level NE. That is why, in Fig. 4,
the values of β calculated for both SBDs with different values
of Vs and NE are plotted as a function of the depth of the
depletion region imposed by the surface potential Ws given by
Ws = (2SC|Vs|/q NE)1/2.
Significantly, β takes similar values for a different NE in
both GaAs and GaN SBDs for Ws > 30–40 nm and not
much dependent on the epilayer doping. On the contrary, for
low values of σ , β increases with the epilayer doping. This
happens because of the coupling of the electric field between
the Schottky contact and the semiconductor through the top
dielectric, therefore adding an “extrinsic” contribution to the
EE capacitance (in addition to the “intrinsic” one provided
by the coupling through the semiconductor). Fig. 4 shows
that this “extrinsic” coupling, which depends mainly on the
permittivity of the dielectric and the thickness of the Schottky
contact, is enhanced when NE increases and, on the contrary,
is screened when a high value of the surface charge is used.
When using the SCCM (see Fig 3), the variations with the
bias of the total charge inside the device have two contribu-
tions: one given by the change in the number of electrons
and a second one provided by the variation of the surface
charge (not present with the CCM since surface charges are
fixed). We separately compute those two contributions in
order to extract the values of two EE parameters: βe and βT ,
corresponding to the variations of the free electron charge and
of the total one (adding the change of the surface charges),
respectively. Both values are plotted in Fig. 5 as a function
Fig. 5. EE parameters βT and βe versus NE, considering or not,
respectively, the contribution of the surface charge for GaN and GaAs,
calculated with the SCCM. The inset shows the EE capacitance CEE.
Fig. 6. Map of the local contribution to the total capacitance per unit
length (calculated as the variation of the electron charge per unit length
between flat-band conditions and the bias point V–Vb = −4.0 V, divided
by the voltage difference, for the GaN SBD with NE = 1017 cm−3.
Results are calculated with the CCM for (a) Vs = 0 V, (b) Vs = −0.06 V,
(c) Vs = −0.7 V, and (d) with the SCCM. The red color represents the
region where the electron charge is modified by the bias. The positions
of the dielectric, the epilayer, and the Schottky and ohmic contacts are
shown. The dashed rectangular zone indicates the depletion region
expected for an ideal parallel plate capacitor so that the EEs can be
visualized as the part of the depletion region outside this area. The
figures on the right column show a zoomed-in view of the EEs region
between the Schottky contact and the dielectric (solid rectangles in the
left figures).
of NE. Due to the lack of precision in the calculation of
the variations of the surface charges, we have made several
simulations in order to extract the average value and error
bars, also plotted.
The EE parameters βT and βe in Fig. 5 can be associated
with the values of the capacitance expected when operating at
low (LF) and high frequencies (HF), respectively. The varia-
tion of the surface charge is the result of the trapping/release
of electrons in deep trap states, a very slow process compared
with electron motion. Therefore, this contribution to the capac-
itance is only expected to be present when an LF ac excitation
is applied, and the LF-EEs can be characterized by βT . For
HF (above some megahertz), the surface charges cannot follow
the excitation so that the only expected contribution is that
from the free electrons, and βe is the significant value. Since
SBDs are typically employed for HF applications, the practical
value to be used is βe. Fig. 5 shows that the values of both
βT and βe are slightly higher for GaN than for GaAs due
to its lower permittivity, which implies a stronger influence
of the coupling through the top dielectric and, thus, a higher
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Fig. 7. Map of the local contribution to the total capacitance as in Fig. 6 for (a), (b), (d), (e), (g), and (h) GaN and (c), (f), and (i) GaAs diodes with
NE = 1017 cm−3 and different values of LEP: (a)–(c) LEP = 460 nm, (d)–(f) 230 nm, and (g)–(i) 50 nm; calculated with (a), (d), and (g) CCM and
Vs = −0.7 V and (b), (c), (e), (f), (h), and (i) SCCM.
“extrinsic” contribution to the EE capacitance. The smaller
value of SC makes that, in spite of the similar values of
that the EE parameters take in both semiconductors, the EE
capacitance is much lower for GaN since CEE = β · SC,
as observed in the inset of Fig. 5.
The values of βT obtained with the SCCM are very similar
to those calculated by means of the CCM when σ = 0,
Fig. 4. This can be explained by the fact that within the
SCCM, σ disappears at the interfaces in contact with the
depletion region, in contrast with a constant surface charge
within the CCM. Focusing on βe, which ignores the variations
of σ , its value is much lower, in the range of those obtained
with the CCM for surface depletion widths of 70–90 nm.
However, this is not coherent with the smaller values of
Ws resulting from the SCCM, approximately between 12 nm
(for GaN with NE = 6 · 1017 cm−3) and 45 nm (for GaAs
with NE = 1017 cm−3), what indicates that the electric field
distribution and the shape of the depletion region must be
different in both cases.
In order to understand this effect, Fig. 6 shows maps with
the local contribution of electrons in the different regions of
the GaN SBD (with NE = 1017 cm−3) to the total capacitance
per unit length. The different estimation of the EEs associated
with the electron concentration within the CCM and SCCM
is evident when comparing Fig. 6(c), obtained with the CCM
using Vs = −0.7 V (corresponding to a value of Ws of about
8 nm), and Fig. 6(d), obtained with the SCCM (resulting in
a Ws of about 20 nm), both providing a similar value of βe.
The shape of the depletion region at the side of the Schottky
contact is completely different: within the CCM, its lateral
extension is longer so that covering the same surface (which
corresponds to the electron charge and, therefore, to βe in
the SCCM), and σ must be higher than the value resulting
from the SCCM. This different shape comes from the fact
that within the SCCM, σ is null at the interfaces in contact
with the depletion region, thus decreasing the lateral extension
of the depletion layer and, thus, being similar to the CCM case
with σ = 0, as shown in Fig. 6(a). Even when using the CCM
with a value of σ providing a depletion width of about 20 nm,
the same that of the SCCM [corresponding to Vs = −0.06 V,
see Fig. 6(b)], there are still differences between the CCM and
SCCM, and the lateral extension of the depletion region is
wider for the CCM due to the presence of the surface charges
so that βe is slightly higher. The value of βT obtained with
the SCCM coincides with the one obtained with the CCM
for σ = 0. Notice that βT is calculated as the addition of βe
(integral of the values shown in Fig. 6(d), with the same shape
as those in (a), but without the contribution of the region near
the top interface) plus the variation of the values of σ , which
coincides with the CCM contribution of the region at the top
of the depletion region that was not depleted with σ = 0 but
was already depleted in flat band conditions when using the
SCCM.
The previous results are valid as long as the epilayer size
LEP is large enough so that its vertical interface has no
influence on the depletion region generated around the edge
of the Schottky contact. In order to analyze the influence
of this parameter, in Fig. 7, the contribution to the local
capacitance (as in Fig. 6) is shown for GaN and GaAs diodes
with LEP = 460, 230, and 50 nm (while LDiel is kept
as 240 nm). As observed, when decreasing the value of
LEP, the CCM provides nonphysical results, giving rise to
a downward bending of the depletion region [see Fig. 7(d)
and (g)] in clear evidence that more detailed methods, such
as the SCCM, must be used in order to correctly take into
account the surface effects in small devices. As expected,
due to its higher permittivity, the depletion region is larger
for GaAs (3) so that this effect appears for longer LEP
than in GaN. We remark that we have confirmed that βe
(and, therefore, CEE) is independent of the bias as long as
LEP is large enough. However, this is not valid anymore if LEP
becomes too small since the influence of the vertical sidewall
of the epilayer will be effective when increasing the applied
voltage, thus decreasing βe (and, therefore, CEE).
When focusing on the results obtained with the SCCM for
different values of LEP, Fig. 7 shows that EEs are reduced
when LEP is decreased. In fact, when reaching the limit
LEP = 0, the EEs are completely suppressed [see Fig. 7(h)
and (i)]. In order to better analyze the dependence of the
EEs on LEP, the values of βe calculated within the SCCM
are shown in Fig. 8 for both GaAs and GaN SBDs. For large
values of LEP (when the depletion region is not affected by
the vertical interface of the epilayer), the value of βe is almost
independent on NE for both GaAs and GaN diodes, taking
values around 0.6 in both cases. For small values of LEP, βe
dramatically decreases. This geometrical limit depends on NE,
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Fig. 8. βe calculated considering the SCCM in both GaAs and GaN
SBDs for a different NE versus LEP.
it is below 100 nm for NE = 6 ·1017 cm−3 and around 200 nm
for NE = 1017 cm−3. Note that for LEP = 0, the depletion
region due to the surface charges at the vertical sidewall of
the epilayer reduces the contribution to the capacitance of a
narrow part of the region below the Schottky contact. In such
a case, the depletion region becomes slightly smaller than
the rectangular one associated with the ideal parallel plate
capacitor, thus providing small negative values for βe. This
means that the EEs could be technologically suppressed or
even inverted βe < 0, by means of a self-aligned etching of
the epilayer, aiming to produce devices with LEP = 0.
IV. CONCLUSION
By means of 2-D MC simulations, we have analyzed
surface-charge effects and the associated fringing capacitance
in GaAs and GaN planar SBDs. Due to the EEs, the 2-D shape
of the depletion region located under the Schottky contact
differs from its ideal rectangular shape, this effect being at the
origin of higher values of the capacitance. The EE contribution
CEE has been characterized by an EE parameter called β,
which strongly depends on the surface-charge effects. Two
surface-charge models have been used for the analysis. The
CCM provides a value of β just depending on Ws, regardless
of the epilayer doping and semiconductor type, as long as σ
is high enough to screen the “extrinsic” contribution through
the top dielectric. However, this simple CCM can only be
employed if the depletion region is not affected by the lateral
extension of the epilayer, this is, for LEP > 100–200 nm
(depending on the value of NE and the applied bias). The
SCCM is able to discriminate the HF capacitance, coming
from the variation of the electron charge and characterized by
βe, and an LF component, coming from the variation of the
surface charges (traps involving long-time processes), which
adds to the previous one to provide the total EEs characterized
by βT . Using this realistic model, we have demonstrated that
by reducing the value of LEP, EEs can be minimized so that for
LEP = 0 nm, βe becomes even negative since the depletion
region associated with the vertical sidewalls of the epilayer
affects the region below the Schottky contact.
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